

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

(11) Publication number:

**0 403 663  
A1**

(12)

**EUROPEAN PATENT APPLICATION**  
published in accordance with Art.  
158(3) EPC

(21) Application number: 90901666.9

(51) Int. Cl.<sup>5</sup>: H04J 3/00

(22) Date of filing: 08.01.90

(86) International application number:  
PCT/JP90/00011(87) International publication number:  
WO 90/07829 (12.07.90 90/16)(30) Priority: 09.01.89 JP 13338/89  
08.02.89 JP 127485/89  
23.02.89 JP 141591/89(43) Date of publication of application:  
27.12.90 Bulletin 90/52(84) Designated Contracting States:  
DE FR GB(71) Applicant: FUJITSU LIMITED  
2-6-1 Marunouchi Chiyodaku  
Tokyo(JP)(72) Inventor: OBANA, Yuji 14-17, Chuo-cho  
Mibu-machi Shimotsuga-gun  
Tochigi 321-02(JP)  
Inventor: HIRAMOTO, Masanori  
9850-3, Ohaza Yuhki Yuhki-shi  
Ibaraki 307(JP)  
Inventor: TANAKA, Masayuki 1490-109-33,  
Yamashita-cho  
Ashikaga-shi  
Tochigi 326(JP)(74) Representative: Lehn, Werner, Dipl.-Ing. et al  
Hoffmann, Eitle & Partner Patentanwälte  
Arabellastrasse 4  
D-8000 München 81(DE)(54) **DIGITAL SIGNAL MULTIPLEXER AND SEPARATOR.**


**EP 0 403 663 A1**

(57) A digital signal multiplexer of this invention comprises  $n$  (an arbitrary integer) multiplexing circuits (11 to 1n) that converts signals input from a plurality of circuits into  $m$  (an arbitrary integer) parallel signals having a first transmission speed to which an additional bit is added, a parallel-serial converter circuit (40) which converts  $m$  parallel signals sent from  $n$  multiplexing circuits into multiplexed signals of the serial form, and buses (30) that connect  $n$  multiplexing circuits and the parallel-serial converter circuit together. Each of the  $n$  multiplexing circuits has a circuit that successively sends the  $m$  parallel signals onto the buses using pulse signals of a

second transmission speed which is  $n$  times as fast as the first transmission speed. A digital signal separator of the invention comprises a serial-parallel converter circuit (75) for converting the serial input signals into  $m$  (an arbitrary integer) parallel signals having a predetermined speed,  $n$  (an arbitrary integer) separating circuits (51 to 5n) that separate the additional bit from the  $m$  parallel signals of the serial-parallel converter circuit (75) and send the signals onto a plurality of circuits at the above predetermined speed, and buses that connect the serial-parallel converter circuit (75) and the  $n$  separating circuits together. Each of the  $n$  separating

circuits has means for receiving signals from the serial-parallel converter circuit sent onto the buses at a clock timing of the same speed as the predetermined transmission speed.

FIG. 4



1

TITLE MODIFIED  
see front page

## SPECIFICATION

DIGITAL SIGNAL MULTIPLEXING APPARATUS  
AND DEMULTIPLEXING APPARATUS

5

TECHNICAL FIELD

The present invention generally relates to digital signal multiplexing apparatuses and demultiplexing apparatuses, and more particularly to a digital signal multiplexing apparatus for byte-multiplexing a high-speed digital signal and for transmitting a multiplexed signal, and a demultiplexing apparatus for demultiplexing the multiplexed signal and for outputting a high-speed digital signal.

15

BACKGROUND ART

A system is known in which transmission and reception of a high-speed digital signal are made using a synchronous communication network which uses optical fiber cables. In such a synchronous communication network, an oscillator is provided to generate a main clock within the system. This main clock is used in common on the transmitter end and the receiver end. Normally, a plurality of input signals are subjected to a hierarchical multiplexing process a plurality of times and converted into a high-speed multiplexed signal which is transmitted. The input signals are multiplexed in bytes. The signal speed increases every time the multiplexing takes place. For this reason, a circuit which operates at a high speed is necessary to carry out the multiplexing. Heat generated by a circuit which operates at the high speed is large, and the large heat generation makes it difficult to reduce the size of the equipment. Accordingly, in order to minimize the circuit scale, it is necessary to reduce the circuit parts which operate at the high speed and reduce the power consumption.

1           The SONET (synchronous optical network) is  
known as a high-speed transmission network using the  
byte multiplexing. As shown in FIG.1, an STS-1 signal  
of the SONET system has 8 bits in one byte and forms one  
5 frame in 90 bytes x 9 columns x 8 bits = 6480 bits. One  
frame is 125  $\mu$ s, and the bit rate is 51.84 MHz. A  
frame format of the STS-1 signal shown in FIG.1 is  
formed for every channel. 2 bytes at the head of the  
frame format are frame synchronizing patterns A1 and A2,  
10 and next one byte is a channel identification pattern  
C1. SOH (section overhead), LOH (line overhead) and POH  
(path overhead) are control data added to the  
information which is to be transmitted.

          The plurality of STS-1 signals having the  
15 above described frame format are simply byte-multiplexed  
(no format conversion is made). FIG.2 shows the byte  
multiplexing of 3 STS-1 signals. The STS-1 signals of  
the 3 S channels #1, #2 and #3 are byte-multiplexed to  
generate an STS-3 signal of 155.52 MHz. This STS-3  
20 signal is standardized as an STM-1 signal according to  
the CCITT Recommendations. It is assumed that the STS-1  
signals are transmitted as optical signals. The two  
bytes of frame synchronizing patterns A1 and A2 and one  
byte of channel identification pattern C1 are added to  
25 the head of the data of the three channels #1 through  
#3, and the STS-3 signal is formed by the byte  
multiplexing as indicated by dotted arrows. In this  
case, since insertion of the frame pattern or the like  
is not made as the STS-3 signal and the byte  
30 multiplexing is carried out so that the heads of each of  
the channels #1 through #3 match, a frame multiplexed  
synchronizing pattern of the STS-3 signal is formed of  
six bytes.

          In addition, the frame synchronizing patterns  
35 A1 and A2 of each of the channels #1 through #3 are the  
same, and patterns A1 = "11110110" and A2 = "00101000"  
are used. Further, the channel identification pattern

1 C1 is selected to mutually different patterns among the channels #1 through #3.

Returning to FIG.1, B1 through B3 are byte interleaving parities, C2 is a signal label byte  
5 indicating the existence/non-existence of information, D1 through D12 are data communication bytes for transferring status information or the like between equipments, E1 and E2 are order wire bytes, F1 and F2 are user channel bytes, G1 is a path status byte for  
10 detecting a parity error of a reception signal and for returning it to a far end equipment, H1 and H2 are pointers having variable slot function for fetching an asynchronous system, H3 is a pointer having variable slot function in stuffing, H4 is a multiframe indication  
15 byte, J1 is a trace byte, K1 and K2 are automatic protection switch bytes, and Z1 through Z5 are spare bytes.

On the receiver end, the frame synchronization is achieved by detecting the 6-byte frame multiplexed  
20 synchronizing pattern of the STS-3 signal shown in FIG.2. As indicated by the dotted arrows, the data are demultiplexed into the data of the channels #1 through #3, and the channel identification pattern C1 is used to detect whether or not the multiplexing and  
25 demultiplexing are made correctly.

In addition, it is also possible to further multiplex a plurality of STS-1 signals. In this case, the frame synchronizing patterns A1 and A2 and the channel identification pattern C1 at the head of the  
30 STS-1 signal are also byte-multiplexed to the head of the frame of the n multiplexed STS-n signal. The frame multiplexed synchronizing pattern which is added to the head of the STS-n signal in this case is formed of 2n bytes.

35 FIG.3 is a block diagram showing a conventional digital signal multiplexing apparatus of the SONET system. The digital signal multiplexing

1 apparatus shown has first through third multiplexing  
circuits 1 through 3, a multiplexing conversion circuit  
5, a scrambler 6 and a parallel-serial conversion  
circuit 7. The first multiplexing circuit 1 multiplexes  
5 input signals 1. The input signals 1 are a group of  
signals from 28 subscriber's lines, for example. Input  
signals 2 and 3 which are supplied to the second and  
third multiplexing circuits 2 and 3 are similar to the  
input signals 1. The signals on each of the  
10 subscriber's lines are digitized. The first  
multiplexing circuit 1 multiplexes 28 digital signals of  
the input signals 1 in a multiplexer using a sub clock  
of 51.84 MHz, and makes a format conversion in a format  
converter to obtain the STS-1 signal. The STS-1 signals  
15 from the first through third multiplexing circuits 1  
through 3 are supplied to an STS-3 multiplexing circuit  
5 so as to obtain the STS-3 signal by a byte  
multiplexing. The STS-3 multiplexing circuit 5 has a  
multiplexing conversion circuit 6 for carrying out the  
20 byte multiplexing. The multiplexing conversion circuit  
6 has serial-parallel converters 5-1 through 5-3, a  
parallel-parallel converter 5-4 and a scrambler 5-5.  
The STS-1 signals from the first through third  
multiplexing circuits 1 through 3 are converted into  
25 8-bit (1-byte) parallel signals by the serial-parallel  
converters 5-1 through 5-3 using a clock signal of 6.48  
Mbps and supplied to the parallel-parallel converter  
5-4. The parallel-parallel converter 5-4 converts the  
8-bit parallel signals from the first through third  
30 multiplexing circuits 1 through 3 into a 24-bit parallel  
signal, converts this 24-bit parallel signal into an  
8-bit parallel signal using a clock of 19.44 Mbps and  
supplies the 8-bit parallel signal to the scrambler  
5-5. In other words, the serial-parallel converters 5-1  
35 through 5-3 and the parallel-parallel converter 5-4 are  
used to byte-multiplex the STS-1 signals. The scrambler  
5-5 generates a pseudo random pattern from the main

1 clock and scrambles the 8-bit parallel signal using the  
pseudo random pattern, so as to prevent a continuous  
generation of data "0" or "1" within the 8-bit parallel  
signal. In other words, the scrambler 5-5 adds the  
5 pseudo random pattern to the 8-bit parallel signal. The  
parallel-serial conversion circuit 7 multiplexes the  
scrambled 8-bit parallel signal in bytes and converts  
the signal into a serial signal of 155.52 MHz. This  
serial signal corresponds to the STS-3 signal described  
10 above. The serial signal is converted into an optical  
signal in an electric-optic converter which is not shown  
and is transmitted on an optical fiber.

Normally, the first through third multiplexing  
circuits 1 through 3 are independently made in the form  
15 of LSIs. The parallel-serial conversion circuit 7 is  
also made in the form of an LSI. The multiplexing  
conversion circuit 6 is integrated in the form of an  
LSI. Accordingly, the structure shown in FIG.3 is made  
up of five LSI chips. Since the parallel-serial  
20 conversion circuit 7 operates at a high speed, the LSI  
of the parallel-serial conversion circuit 7 is ECL based  
while the LSIs of the remaining circuits are CMOS based.

However, the conventional circuit structure  
shown in FIG.3 have the following problems. First, the  
25 scale of the apparatus is large. This is due to the  
fact that the multiplexing conversion circuit 5 is used  
to byte-multiplex the three STS-1 signals of 51.84 MHz  
to form the 8-bit parallel signal of 19.44 MHz.  
Originally, 155.5 MHz is obtained when the three STS-1  
30 signals (51.84 MHz) are simply multiplexed, but this  
cannot be achieved by the LSI having the CMOS  
structure. Normally, the CMOS LSI can operate stably  
only up to approximately 50 MHz. But on the other hand,  
there is a demand to use the CMOS LSI as much as  
35 possible from the point of view of the power consumption  
and circuit scale. Hence, in order to satisfy this  
demand, the multiplexing conversion circuit 5 having the

1 above-described structure is used to multiplex the STS-1  
signals by the CMOS operation. However, the use of the  
multiplexing conversion circuit 5 makes the scale of the  
apparatus large.

5               Second, although the first through third  
multiplexing circuits 1 through 3 are made of the CMOS  
LSIs, these circuits process the signals of 51.84 MHz.  
As described above, the limit for ensuring stable  
operation on the CMOS LSI is approximately 50 MHz. For  
10 this reason, it is undesirable that the first through  
third multiplexing circuits 1 through 3 operate in a  
region exceeding the stable operating region.

On the other hand, the structure on the  
receiver end also has following problems. As described  
15 above, the frame multiplexed synchronizing pattern of  
the STS-n signal ( $n \geq 3$ ) has the  $2n$  byte structure.  
Hence, it is necessary to employ a  $2n$  byte pattern  
detection in order to detect the frame synchronization.  
As a result, there are problems in that the scale of the  
20 circuit becomes large as the multiplexing factor becomes  
large and the pull-in time of the synchronization  
becomes long. In addition, a synchronization error  
easily occurs due to the transmission error, and it is  
therefore necessary to increase the number of protection  
25 stages.

#### DISCLOSURE OF THE INVENTION

It is a general object of the present  
invention to provide a novel and useful digital signal  
30 multiplexing apparatus and demultiplexing apparatus in  
which the problems described above are eliminated.

More particularly, it is an object of the  
present invention to reduce the power consumption by  
reducing the circuit parts which operate at a high speed  
35 on the transmitter end, so as to minimize the scale of  
the circuit and enable large scale integration.

This object is achieved by a digital signal



1 multiplexing signal comprising  $n$  ( $n$  is an arbitrary  
integer) multiplexing means for converting input signals  
from a plurality of lines into  $m$  ( $m$  is an arbitrary  
integer) parallel signals which are added with added  
5 bits and have a first transmission speed, parallel-  
serial conversion means for converting the  $m$  parallel  
signals from said  $n$  multiplexing means into a serial  
multiplexed signal by a parallel-serial conversion, and  
a bus for connecting the  $n$  multiplexing means and the  
10 parallel-serial conversion means, wherein the  $n$   
multiplexing means respectively have means for  
successively transmitting the  $m$  parallel signals to the  
bus using a pulse signal having a second transmission  
speed which is  $n$  times the first transmission speed.

15 Another object of the present invention is to  
reduce the scale of the apparatus, reduce the power  
consumption and enable large scale integration on the  
receiver end.

This object is achieved by a digital signal  
20 demultiplexing apparatus comprising serial-parallel  
conversion means for converting a serial input signal  
into  $m$  ( $m$  is an arbitrary integer) parallel signals  
having a predetermined transmission speed,  $n$  ( $n$  is an  
arbitrary integer) demultiplexing means for  
25 demultiplexing added bits from the  $m$  parallel signals  
from said serial-parallel conversion means and for  
outputting the added bits on a plurality of lines with  
the predetermined transmission speed, and a bus for  
connecting the serial-parallel conversion means and the  
30  $n$  demultiplexing means, wherein the  $n$  demultiplexing  
means respectively have means for fetching the  $m$   
parallel signals output on the bus from the serial-  
parallel conversion means with a clock timing of a speed  
identical to the predetermined transmission speed.

35 The above described object is also achieved by  
a digital signal demultiplexing apparatus which  
demultiplexes a serial multiplexed signal having at a

1 header thereof a frame multiplexed synchronizing pattern  
in which a 2-byte frame synchronizing pattern and a  
1-byte demultiplexing circuit identification pattern  
which are prescribed for each demultiplexing circuit are  
5 byte-multiplexed, and comprises detection means for  
outputting a detection signal by detecting from the  
multiplexed signal the frame synchronizing pattern  
corresponding to one demultiplexing circuit and timing  
generation means for generating a timing signal based on  
10 the detection signal from said detection means, wherein  
the n demultiplexing circuits respectively have  
demultiplexing circuit identification pattern detection  
means for detecting the demultiplexing circuit  
identification pattern from the multiplexed signal based  
15 on the timing signal from the timing generation means  
and n demultiplexing means for demultiplexing their own  
data from the multiplexed signal based on their own  
demultiplexing circuit identification pattern which is  
detected.

20 Furthermore, another object of the present  
invention is to provide a digital multiplexing and  
demultiplexing apparatus having the above described  
digital signal multiplexing apparatus and the above  
described digital signal demultiplexing apparatus.

25

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a diagram showing an STS-1 signal  
frame;

30 FIG.2 is a diagram for explaining an STS-3  
signal;

FIG.3 is a block diagram showing a  
conventional digital signal multiplexing apparatus;

FIG.4 is a block diagram showing a first  
embodiment of the present invention;

35 FIG.5 is a block diagram showing the first  
embodiment of the present invention in more detail;

FIG.6 is a timing diagram showing an operation

1 of a parallel-serial conversion circuit shown in FIGS.4  
and 5;

FIG.7 is a timing diagram showing operations  
of first through third multiplexing circuits shown in  
5 FIGS.4 and 5;

FIG.8 is a block diagram showing a second  
embodiment of the present invention;

FIG.9 is a block diagram showing the second  
embodiment of the present invention in more detail;

10 FIG.10 is a block diagram showing the  
structure of a demultiplexing circuit shown in FIG.9;

FIG.11 is a timing diagram showing an  
operation of a serial-parallel conversion circuit shown  
in FIG.9;

15 FIG.12 is a timing diagram showing an  
operation of a demultiplexing circuit in FIG.9;

FIGS.13 through 17 are timing diagrams showing  
an operation of the second embodiment of the present  
invention;

20 FIG.18 is a diagram showing the structure in  
principle of a third embodiment of the present  
invention; and

FIG.19 is a block diagram showing the  
structure shown in FIG.18 in more detail.

25

#### BEST MODE OF CARRYING OUT THE INVENTION

FIG.4 is a block diagram showing the structure  
in principle of a first embodiment of a digital signal  
multiplexing apparatus according to the present  
30 invention. The digital signal multiplexing apparatus  
shown has first through nth multiplexing circuits 11  
through 1n, a data bus 30 and a parallel-serial  
conversion circuit 40. The first through nth  
multiplexing circuits 11 through 1n respectively subject  
35 incoming m parallel signals to a time division into n  
intervals and concentrates the signals by multiplexing  
the signals on the data bus 30. The first multiplexing

1 circuit 11 has a format converter 22, a pulse generator  
23 and a high impedance control circuit 24. The first  
multiplexing circuit 11 composes a pseudo signal to the  
incoming  $m$  parallel data by adding a timing clock which  
5 controls the circuit operation and a frame timing pulse  
which indicates the head of an input signal (the  $m$   
parallel signals are generated from this) which is  
applied to the format converter 22. The pulse generator  
23 inputs the frame timing pulse and the timing clock  
10 and generates a control pulse for subjecting the  $m$   
parallel signals to the time division into  $n$  intervals.  
The high impedance control circuit 24 inputs the control  
pulse from the pulse generator 23 and passes the  
incoming  $m$  parallel signals from the format converter 22  
15 only with a timing of the interval assigned to itself  
from among the  $n$  intervals and outputs the passed  $m$   
parallel signals on the data bus 30. The data bus 30  
carries out a multiplexing in which the time division  
signals of the  $n$  intervals output from the high  
20 impedance control circuit 24 are concentrated serially  
into  $m$  serial signals. The second through  $n$ th  
multiplexing circuits 12 through 1n have structures  
similar to that of the first multiplexing circuit 11.  
As will be described later, the format converter 22 also  
25 has a scrambler function, and scrambling is carried out  
beforehand in each of the multiplexing circuits 11  
through 13 when making the format conversion, so that  
the result becomes the same as scrambling  $N$  serial  
outputs which are obtained by carrying out the  
30 conventional byte multiplexing when carrying out the  
byte multiplexing in a latter stage.

By the structure shown in FIG.4, the  $m$   
parallel signals which are subjected to the time  
division into the  $n$  intervals and output from the high  
35 impedance control circuit 24 can be multiplexed by  
concentrating the signals on the data bus 30, and the  
multiplexing circuit can be designed to have a reduced

1 number of circuits which operate at a high speed  
followed by the n multiplexing.

FIG.5 shows the structure of the digital  
signal multiplexing apparatus in more detail. In FIG.5,  
5 those parts which are the same as those parts of FIG.4  
are designated by the same reference numerals. The  
structure shown is for the case where  $n = 3$ . The first  
through third multiplexing circuits 11 through 13 have  
the same structure, and each has a format converter 22  
10 which is made up of an input circuit 21 and a scrambler  
26, a pulse generator 23 for generating a control pulse,  
a high impedance control circuit 24 made up of 8 ON/OFF  
elements Z1 through Z8, and a timing generator 25. A  
serial-parallel conversion circuit 40 has a parallel-  
15 serial converter 41, a frame timing pulse generator 42,  
8 frequency divider 43, and 3 frequency divider 44.  
Input signals IN1 through IN3 are respectively applied  
to the first through third multiplexing circuits 11  
through 13.

20 Each of the input signals IN1 through IN3 are  
made up of a group of a plurality of signals obtained  
from 28 lines as in the conventional case, for example.  
The input circuit 21 of each of the first through third  
multiplexing circuits 11 through 13 inserts the frame  
25 timing pulse, the circuit control pulse and the like,  
and converts the data having the frame structure shown  
in FIG.1 into an 8-bit (1-byte) parallel signal. The  
scrambler 26 scrambles the 8-bit parallel signal and  
outputs a scrambled 8-bit parallel signal. The 8-bit  
30 parallel signal output from the scrambler 26 is divided  
into 3 intervals in the high impedance control circuit  
24. The 3 divided 8-bit parallel signals are subjected  
to an ON/OFF control in the ON/OFF elements Z1 through  
Z8 and are multiplexed by being concentrated on the data  
35 bus 30. The multiplexed signals (corresponding to STS-1  
signals) which are output from the first through third  
multiplexing circuits 11 through 13 are supplied to the

1 parallel-serial converter 41.

In this embodiment, there is no need to subject the multiplexed signal to the byte multiplexing again in the multiplexing conversion circuit 6 (FIG.3) as in the conventional case. In other words, this embodiment has a circuit structure which does not have the multiplexing conversion circuit 6 for remultiplexing the 3 multiplexing. For this reason, the 8-bit parallel signal is divided into 3 with the speed as it is and composed as they are by concentrating on the data bus 30. Accordingly, the first through third multiplexing circuits 11 through 13 need only have 8 output lines, and 8 output lines are reduced compared to 24 lines conventionally required for the 3 multiplexing. A more detailed description will be now given in conjunction with FIGS.6 and 7 with reference to FIG.2.

FIG.6 is a timing diagram of signals within the serial-parallel conversion circuit 40, and FIG.7 is a timing diagram of signals within the first through third multiplexing circuits 11 through 13.

A main clock of 155.52 MHz shown in FIG.6(a) is input to the parallel-serial conversion circuit 40. The 3 frequency divider 44 generates a clock CLK1 of 51.84 MHz shown in FIG.6(b), and the 8 frequency divider 43 generates a clock CLK2 of 19.44 MHz shown in FIG.6(c). Further, the frame timing pulse generator 42 generates a frame timing pulse FT shown in FIG.6(d). The clock CLK1 of 51.84 MHz, the clock CLK2 of 19.44 MHz and the frame timing pulse FT are input to the first through third multiplexing circuits 11 through 13.

Next, the first through third multiplexing circuits 11 through 13 supplies the clock CLK1 of 51.84 MHz shown in FIG.6(b) and the frame timing pulse FT shown in FIG.7(c) (identical to that of FIG.6(d)) to the timing generator 25, and supplies to an external circuit (not shown) a synchronizing signal of 6.48 MHz which is synchronized to the head of the frame timing pulse, so

1 that the input signals IN1 through IN3 supplied to the  
input circuits 21 are controlled and synchronized to the  
synchronizing signal of 6.48 MHz. The input signals IN1  
through IN3 which are supplied to the respective input  
5 circuits 21 are converted into 8-bit parallel signals  
and the data shown in FIG.7(d) are output from the input  
circuits 21. The 8-bit parallel signals are supplied to  
the scramblers 22 together with the clock CLK2 of 19.44  
MHz shown in FIG.7(a) and the frame timing pulse FT  
10 shown in FIG.7(c) so as to compose input signals shown  
in FIG.7(d) and a pseudo random pattern shown in  
FIG.7(e), and the composed outputs are supplied to high  
impedance control circuits 24.

In this state, the pulse generators 23 of the  
15 first through third multiplexing circuits 11 through 13  
input the clock CLK2 of 19.44 MHz shown in FIG.7(a) and  
the frame timing pulse FT shown in FIG.7(c), and  
respectively generate control pulses shown in FIG.7(f)  
through (h). The control pulses is used for controlling  
20 the high impedance control circuit 24 so that 3  
intervals are formed by dividing one cycle having the  
frequency of 6.48 MHz into 3 (number of channels or  
number of multiplexing circuits) and the 3 intervals are  
assigned to the first through third multiplexing  
25 circuits 11 through 13 so that the data from the  
scramblers 26 are passed only during the assigned  
intervals. The ON/OFF elements Z1 through Z8 provided  
in the high impedance control circuit 24 turn ON when a  
high-level output is obtained from the pulse generator  
30 23 and pass the output data of the scrambler 26 onto the  
data bus 30 only during one of the 3 intervals assigned  
thereto. On the contrary, the ON/OFF elements Z1  
through Z8 turn OFF when a low-level output is obtained  
from the pulse generator 23 to block the output data of  
35 the scrambler 26 from passing. Accordingly, the outputs  
of the high impedance control circuits 24 of the first  
through third multiplexing circuits 11 through 13 are

1 processed to the 8-bit parallel signals which are  
time-divided into 3 intervals as shown in FIG.7(i)  
through (k) and are concentrated on the data bus 30.  
The 8-bit parallel signals which are concentrated on the  
5 data bus 30 are respectively divided into 3 and  
successively arranged serially in the order #1, #2 and  
#3 and supplied to the parallel-serial converter 41 of  
the parallel-serial conversion circuit 40 in the form of  
8-bit parallel signals (data)  $\phi 1$  through  $\phi 8$ .

10 The parallel-serial converter 41 operates in  
response to the clock CLK2 of 19.44 MHz shown in  
FIG.6(c) and the frame timing pulse FT shown in  
FIG.6(d). The parallel-serial converter 41 inputs the  
data shown in FIG.6(e) in which the data are  
15 successively arranged serially in the order #1, #2 and  
#3, and transmits a 3 multiplexed output which is a  
serial data shown in FIG.6(g) in which the data  $\phi 1$   
through  $\phi 8$  are serially arranged in the order #3, #1  
and #2.

20 The structure shown in FIG.5 can be realized  
by a total of 4 LSIs which include 3 CMOS LSIs forming  
the first through third multiplexing circuits 11 through  
13 and 1 ECL LSI forming the parallel-serial conversion  
circuit 40. Hence, it is possible to reduce the scale  
25 of the multiplexing circuit which needs to operate at  
the high speed. Accordingly, it is possible to suppress  
the heat generation and design the circuit to use a  
large scale integrated circuit which operates at a  
higher speed.

30 The first embodiment described above use three  
multiplexing circuits (first through multiplexing  
circuits 11 through 13). However, the present invention  
is not limited to 3 multiplexing. In other words, n can  
be set to an arbitrary value. In this case, the input  
35 signal of each of the n multiplexing circuits divides 1  
cycle of the input signal with a frequency which is n  
(number of channels, that is, number of multiplexing



1 circuits) times that of the input signal. For example,  
when  $n = 6$ , 1 cycle is divided with a frequency of 38.88  
MHz ( $6.48 \text{ MHz} \times 6$ ). In addition, the signals output on  
the data bus 30 are subjected to the parallel-serial  
5 conversion with a clock having the transmission speed  
(311.04 MHz).

Next, a description will be given of a second  
embodiment of the present invention. This second  
embodiment relates to the demultiplexing of the digital  
10 signal.

FIG.8 shows the structure in principle of the  
second embodiment of a digital signal demultiplexing  
apparatus according to the present invention. In FIG.8,  
a detection circuit 61 detects the frame synchronizing  
15 patterns A1 and A1 amounting to 1 channel (corresponding  
to 1 demultiplexing circuit) within the multiplexed  
signal (STS-3 signal) in which 2 bytes of frame  
synchronizing patterns A1 and A2 of the corresponding  
channel (corresponding demultiplexing apparatus) and 1  
20 byte of channel identification pattern (also called  
demultiplexing circuit identification pattern) C1 are  
byte-multiplexed. A timing generation circuit 62  
generates a timing signal based on a frame synchronizing  
pattern detection signal from the detection circuit 61.  
25 A serial-parallel converter 75 converts the input serial  
signal shown into parallel signals in units of bytes (8  
bits) using the signal from the detection circuit 61,  
and supplies the parallel signals to  $n$  demultiplexing  
circuits 51 through  $5n$  via a bus. The  $n$  demultiplexing  
30 circuits 51 through  $5n$  respectively have a channel  
identification pattern detection circuit 63 which  
detects the channel identification pattern C1 from the  
multiplexed signal based on the timing signal from the  
timing generation circuit 62 and a data demultiplexing  
35 circuit 64. The channel identification pattern  
detection circuit 63 detects the channel identification  
pattern of its own channel to obtain frame

1 synchronization, and the data demultiplexing circuit 64  
demultiplexes the data of its own channel from the  
multiplexed signal. 1 channel corresponds to 1  
demultiplexing circuit.

5 When the multiplexed signal is obtained by the  
3 multiplexing, the detection circuit 61 detects the  
frame synchronizing patterns A1 and A2 of one of the  
channels #1 through #3 within the multiplexed signal.  
That is, A2 which is 3 bytes after A1 is detected. When  
10 the frame synchronizing patterns A1 and A2 are detected,  
the detection circuit 62 supplies the frame  
synchronizing pattern detection signal to the timing  
generation circuit 62.

The timing generation circuit 62 supplies  
15 timing signals to the channel identification pattern  
detection circuits 63 of each of the demultiplexing  
circuits 51 through 5n (in the case of 3 multiplexing,  $n$   
= 3).

The channel identification pattern detection  
20 circuits 63 detect and identify the channel  
identification pattern C1 from the multiplexed signal  
with the same timing. When the channel identification  
pattern C1 of its own channel is detected and  
identified, this timing is used as a reference to  
25 demultiplex the data from the multiplexed signal in the  
data demultiplexing circuit 64 for every 3 bytes. In  
addition, when the channel identification pattern C1 of  
its own channel cannot be detected, the identifying  
timing is shifted until the channel identification  
30 pattern C1 of its own channel can be detected.

Accordingly, the frame synchronization is  
detected by detecting the frame synchronizing patterns  
A1 and A2 amounting to 1 channel within the multiplexed  
signal and detecting the channel identification pattern  
35 C1 in the demultiplexing circuits 51 through 5n, it is  
possible to detect the frame synchronization at a high  
speed even when the multiplexing factor is large.

1                   FIG.9 shows the structure of the digital  
signal demultiplexing apparatus shown in FIG.8 in  
detail. The digital signal demultiplexing apparatus has  
3 demultiplexing circuits 51 through 53, a conversion  
5 circuit 70 and a serial-parallel conversion circuit 71.  
The first demultiplexing circuit 51 has a  
synchronization detection circuit 81, a timing  
generation circuit 82, a data read pulse generation  
circuit 83, and a data read circuit 84. The second and  
10 third demultiplexing circuits 52 and 53 have structures  
similar to that of the first demultiplexing circuit 51.  
The serial-parallel conversion circuit 71 has a detector  
73, a timing generator 74, a serial-parallel converter  
75, a protection circuit 76, and a rehunting circuit  
15 77. The detector 73 corresponds to the detection  
circuit 61 shown in FIG.8, and the timing generator 74  
corresponds to the timing generation circuit 62 shown in  
FIG.8. The data read pulse generation circuit 83 and  
the data read circuit 84 shown in FIG.9 correspond to  
20 the data demultiplexing circuit 64 shown in FIG.8, and  
the synchronization detection circuit 81 corresponds to  
the channel identification pattern detection circuit 62  
shown in FIG.8.

                  An OC-3 signal which is an optical signal is  
25 received via an optical transmission path (not shown)  
and is converted into the STS-3 signal which is an  
electrical signal by the conversion circuit 70. The  
detector 73 detects the frame synchronizing patterns A1  
and A2 amounting to 1 channel within the frame  
30 multiplexed synchronizing pattern at the head of the  
STS-3 signal. A detection signals of the frame  
synchronizing patterns A1 and A2 is supplied to the  
timing generator 74. The timing generator 74 responsive  
to the detection signal starts frequency-dividing a main  
35 clock signal CLK of 155.52 MHz, and outputs the frame  
timing signal FT, the clock signal CLK1 of 51.84 MHz and  
the clock signal CLK2 of 19.44 MHz.

1           The STS-3 signal which is obtained by the  
conversion into the electrical signal in the conversion  
circuit 70 is converted into 8-bit parallel signals in  
the serial-parallel converter 75 in synchronism with the  
5 frame synchronizing pattern detection signal from the  
detector 73, and respectively supplied to the first  
through third demultiplexing circuits 51 through 53. In  
addition, the protection circuit 76 carries out a  
forward protection and a backward protection of the  
10 synchronous detection by the frame synchronizing pattern  
detection signal from the detector 73. Further, the  
when alarm signals ALM1 through ALM3 from the  
synchronization detection circuits 81 of the first  
through third demultiplexing circuits 51 through 53 are  
15 supplied to the rehunging circuit 77, a rehunging  
request is output and supplied to the protection circuit  
76 so as to reset the protection circuit 76. Hence, the  
detector 73 successively shifts the detection timing and  
starts the operation of detecting the frame  
20 synchronizing patterns A1 and A2.

          The frame timing signal FT and the clock  
signals CLK1 and CLK2 from the timing generator 74 of  
the serial-parallel conversion circuit 71 are supplied  
to the timing generation circuits 82 of the first  
25 through third demultiplexing circuits 51 through 53. In  
addition, the detection timing signal of the channel  
identification pattern C1 generated in synchronism with  
the frame timing signal FT is supplied to the  
synchronization detection circuit 81, and the detection  
30 and identification of the channel identification pattern  
C1 are made. When the channel identification pattern C1  
of its own channel is detected and identified, a  
detection identification signal is supplied to the data  
read pulse generation circuit 83. Accordingly, a data  
35 read signal is supplied to the data read circuit 84, and  
the data of its own channel is read.

          In addition, when the channel identification

1 pattern C1 of its own channel cannot be detected and  
identified, the detection timing of the channel  
identification pattern C1 is shifted until the channel  
identification pattern C1 of its own channel can be  
5 detected and identified. Then, when the channel  
identification pattern C1 of its own channel is detected  
and identified, the detection identification signal is  
supplied to the data read pulse generation circuit 83.

Accordingly, in the data read circuits 84 of  
10 the demultiplexing circuits 51 through 53, the data of  
its own channel is read according to the data read  
signal, and the STS-3 signal is demultiplexed into the  
STS-1 signals corresponding to the channels.

FIG.10 is a block diagram showing the first  
15 through third demultiplexing circuits 51 through 53 of  
this embodiment of the present invention. The  
demultiplexing circuits 51 through 53 of each of the  
channels respectively have detection circuits 91 and 92,  
a pulse generation circuit 93, a flip-flop (FF) 94, a  
20 3-phase clock generation circuit 95, a selector 96,  
protection circuits 97 and 98, and a descrambler 99.  
The detection circuit 91 detects the channel  
identification pattern C1. The detection circuit 92  
detects the frame synchronizing patterns A1 and A2. The  
25 pulse generation circuit 93 outputs detection timing  
pulses which are applied to the detection circuits 91  
and 92 based on the frame timing signal FT and the clock  
signals CLK1 and CLK2. The flip-flop 94 forms a data  
read circuit and reads the 8-bit parallel data. The  
30 3-phase clock generation circuit 95 generates clock  
signals of 3 phases based on the clock signal CLK2. The  
selector 96 selects one of the 3-phase clock signals and  
supplies the selected clock signal to the flip-flop 94  
as the read pulse.

35 The frame timing signal FT and the clock  
signals CLK1 and CLK2 are supplied to the pulse  
generation circuit 93. The pulse generation circuit 93

1 supplies a channel identification pattern detection  
timing signal to the detection circuit 91. In addition,  
a frame synchronizing pattern detection timing signal is  
supplied to the detection circuit 92. The detection  
5 circuit 91 detects the channel identification pattern C1  
according to the timing signal and identifies whether or  
not it indicates its own channel. When the channel  
identification pattern C1 of its own channel is  
detected, a detection signal is supplied to the  
10 protection circuit 97. The detection circuit 92 detects  
the frame synchronizing patterns A1 and A2 according to  
the timing signal and supplies a detection signal  
thereof to the protection circuit 98.

When the detection signals are supplied to the  
15 protection circuits 97 and 98 a predetermined number of  
times in succession, alarm signals ALMa and ALMb are  
respectively set to "1". On the other hand, when the  
detection signals are not supplied the predetermined  
number of times in succession, the alarm signals ALMa  
20 and ALMb are set to "0" to indicate a synchronization  
error. For example, the protection circuit 97 has 6  
forward protection levels and 2 backward protection  
levels, and the protection circuit 98 has 7 forward  
protection levels and 2 backward protection levels.

25 The 3-phase clock generation circuit 95  
outputs the 3-phase clock signal of 19.44 MHz based on  
the clock signal CLK2 of 19.44 MHz. The selector 96 is  
controlled by the protection circuit 97 and selects one  
of the 3-phase clock signals as the read pulse. The  
30 read data is descrambled in the descrambler 99.

FIG.11 is a diagram for explaining the  
operation of the serial-parallel conversion circuit 71  
of the second embodiment of the invention, where (a)  
shows the hunting request signal, (b) shows the frame  
35 timing signal FT, (c) shows the frame synchronizing  
pattern detection signal, (d) shows the clock signal  
CLK1, (e) shows the clock signal CLK2, (f) shows the

1 STS-3 signal which is converted into the parallel  
signals in the serial-parallel converter 75 and (g)  
shows the synchronization error alarm signal for 2  
backward protection levels.

5 In an initial state or when the hunting  
request signal from the rehunging circuit 77 is supplied  
to the protection circuit 76, the protection circuit 76  
is reset. Hence, the detection timing signal which is  
supplied from the timing generator 74 to the detector 73  
10 is successively shifted, and the frame synchronizing  
patterns A1 and A2 amounting to 1 channel within the  
frame multiplexed synchronizing pattern of the STS-3  
signal are detected.

When the detection signal of the frame  
15 synchronizing patterns A1 and A2 is obtained as shown in  
FIG.11(c), the clock signal CLK1 of 51.84 MHz and the  
clock signal CLK2 of 19.44 MHz which are respectively  
obtained by frequency-dividing the reference clock  
signal CLK of 155.52 by 3 and 8 are output from the  
20 timing generator 74 as shown in FIG.11(d) and (e). That  
is, the output of the clock signals CLK1 and CLK2 is  
stopped during a hunting period HT.

The byte multiplexed serial STS-3 signal is  
converted into the 8-bit parallel signals when the  
25 detection signal of the frame synchronizing patterns A1  
and A2 is supplied from the detector 73 to the  
serial-parallel converter 75 in synchronism with this  
supply of the detection signal, and is output as shown  
in FIG.11(f). In addition, the frame timing signal FT  
30 has a period amounting to one frame of the STS-3 signal  
which is converted into the parallel signals, and the  
rising edge is determined by the detection timing of the  
frame synchronizing patterns A1 and A2 in the detector  
73. As shown in FIG.11(c), when the detection signal is  
35 obtained two times in succession, the alarm signal  
changes from "0" to "1" as shown in FIG.11(g) because 2  
backward protection levels are provided, and the alarm

1 of the frame synchronizing pattern detection is cancelled.

FIG.12 is a diagram for explaining the operations of the first through third demultiplexing  
5 circuits 51 through 53 of the second embodiment of the invention, wherein (a) shows the rehunging signal, (b) shows the frame timing signal FT, (c) shows the clock signal CLK2 of 19.44 MHz, (d) shows the STS-3 signal which is converted into 8-bit parallel signals, (e)  
10 through (g) show timing signals which are supplied from the timing generation circuits 82 of the first through third demultiplexing circuits 51 through 53 to the synchronization detection circuits 81, (h) through (i) show read signals which are supplied from the data read  
15 pulse generation circuits 83 of the first through third demultiplexing circuits 51 through 53 to the data read circuits 84, (k) through (m) show alarm signals for the detection of the channel identification pattern C1, and (n) through (p) show alarm signals for the detection of  
20 the frame synchronizing patterns A1 and A2. When the rehunging signal becomes "1" as shown in FIG.12(a) and the frame synchronizing patterns A1 and A2 are detected thereafter in the serial-parallel conversion circuit 71, the timing generator 74 supplies the frame timing signal  
25 FT and the clock signals CLK1 and CLK2 to each of the demultiplexing circuits 51 through 53. In addition, the STS-3 signal is converted into the 8-bit parallel signals and supplied from the serial-parallel converter 75 to each of the demultiplexing circuits 51 through 53.  
30 In the demultiplexing circuits 51 through 53, the timing generation circuits 82 supply the timing signals of identical timings shown in FIG.12(e) through (f) to the synchronization detection circuits 81 at a time t1. Hence, the same channel identification pattern  
35 C1 is detected, and a judgement is made on whether or not the channel identification pattern C1 corresponds to its own channel.



1                   For example, when the channel identification  
pattern C1 of its own channel is detected in the  
synchronization detection circuit 81 of the first  
demultiplexing circuit 51 of channel #1, the channel  
5 identification pattern C1 of their own channels cannot  
be detected in the second and third demultiplexing  
circuits 52 and 53 of channels #2 and #3. Hence, the  
synchronization detection circuit 81 of the second  
demultiplexing circuit 52 shifts the detection timing of  
10 the channel identification pattern C1 by 1 byte, and the  
synchronization detection circuit 81 of the third  
demultiplexing circuit 53 shifts the detection timing of  
the channel identification pattern C1 by 2 bytes. The  
shift can be controlled with ease by judging which  
15 channel is indicated by the channel identification  
pattern C1. That is, in FIG.10, the selector 96 is  
controlled via the protection circuit 97 depending on  
the detection result of the channel identification  
pattern C1 in the detection circuit 91, and a control is  
20 carried out to select and supply one of the 3-phase  
clock signals to the flip-flop 94.

The frame timing signal FT becomes "1" at a  
next time t2. When the head of the frame multiplexed  
synchronizing pattern is obtained at this time, it is  
25 possible to detect the channel identification pattern C1  
of channel #1 by the detection timing signal of the  
channel identification pattern C1 at a time t3.  
Accordingly, in the first demultiplexing circuit 51, the  
channel identification pattern C1 of its own channel is  
30 detected two times in succession, and the alarm signal  
is set to "1" as shown in FIG.12(k) to cancel the  
alarm. That is, in FIG.10, the alarm signal ALMa from  
the protection circuit 97 becomes "1", and it is  
possible to indicate that the channel identification  
35 pattern C1 of its own channel is detected. In addition,  
because the detection timing signals in the second and  
third demultiplexing circuits 52 and 53 are respectively

1 shifted by 1 byte and 2 bytes from the detection timing  
signal in the first demultiplexing circuit 51 as shown  
in FIG.12(f) and (g), it is possible to detect the  
channel identification patterns C1 of their own channels  
5 in the second and third demultiplexing circuits 52 and  
53.

The head of the frame multiplexed  
synchronizing pattern is obtained at a next time t4.  
The channel identification patterns C1 of their own  
10 channels can be detected in the first through third  
demultiplexing circuits 51 through 53 by the detection  
timing signals at a time t5 and after, and since the  
detection takes place two times in succession, the alarm  
signals are set to "1" to cancel the alarm.

15 In addition, when the detection circuit 92 for  
detecting the frame synchronizing patterns A1 and A1 and  
the protection circuit 98 having 2 backward protection  
levels are provided in each of the first through third  
demultiplexing circuits 51 through 53 as shown in  
20 FIG.10, the alarm signals ALMb from the protection  
circuits 98 change from "0" to "1" as shown in FIG.12(n)  
through (p) when the alarm signals ALMa (alarm signals  
shown in FIG.12(k) through (m)) of the channel  
identification pattern detection become "1" and the  
25 frame synchronizing patterns A1 and A2 are detected two  
times in succession, and the alarm is cancelled, that  
is, the synchronization is achieved.

FIG.13 is a diagram for explaining the  
operation of the second embodiment of the present  
30 invention. M1 denotes the STS-3 signal, RT denotes the  
read timing signal, and R1, R2 and R3 show examples of  
the read signals in the first through third  
demultiplexing circuits 51 through 53. FIG.13 shows the  
operation at the initial stage of the detection and  
35 identification of the channel identification pattern C1,  
that is, the operation in a vicinity of the time t1  
shown in FIG.12. The timing generator 74 starts

1 operation as described above by detecting in the  
detector 73 of the serial-parallel conversion circuit 71  
the frame synchronizing patterns A1 and A2 of 1  
arbitrary channel within the frame multiplexed  
5 synchronizing pattern. Hence, the channel  
identification patterns C1 are detected with the same  
timing as indicated by RT in each of the first through  
third demultiplexing circuits 51 through 53.

In this case, in the case of the timing of the  
10 channel identification pattern C1 of channel #2, the  
phase of the read signal of channel #1 is advanced 1  
byte and the phase of the read signal of channel #3 is  
delayed 1 byte as indicated by R1 through R3. Such a  
control is carried out in FIG.10 by controlling the  
15 selector 96 by the protection circuit 97 and selecting  
one of the 3-phase clock signals from the 3-phase clock  
generation circuit 95.

In the case where the protection circuits 97  
and 98 shown in FIG.10 have two backward protection  
20 levels, an output SY1 of the first protection level  
becomes "1" by the detection and identification of the  
frame synchronizing patterns A1 and A2 and the channel  
identification pattern C1 of the STS-3 signal M2 which  
is simplified and shown in FIG.14, and an output SY2 of  
25 the second protection level becomes "1" by the detection  
and identification of the frame synchronizing patterns  
A1 and A2 and the channel identification pattern C1 of  
the next frame. Accordingly, a synchronizing protection  
alarm signal SALM becomes "1".

30 As described above, when the detection of the  
frame synchronizing patterns A1 and A2 by the protection  
circuit 98 is fixed under the condition that the  
detection and identification of the channel  
identification pattern C1 by the protection circuit 97  
35 are fixed, the synchronizing protection alarm signal  
SALM becomes "1". It is assumed that the  
synchronization is not fixed until the detection and

- 1 identification of the channel identification pattern C1  
is fixed. When the channel identification pattern C1 of  
its own channel cannot be detected and identified, the  
protection circuit 97 resets the protection circuit 98.
- 5 On the contrary, when it is assumed that the frame  
synchronizing patterns A1 and A2 are detected, the  
synchronizing protection alarm signal which once becomes  
"1" immediately changes to "0" as indicated by SALM'  
when the channel identification pattern C1 of its own  
10 channel cannot be detected after detection of the frame  
synchronizing patterns A1 and A2. When this occurs  
repeatedly, there is a possibility that the alarm signal  
becomes disordered. However, by the above described  
control, it is possible to carry out a stable  
15 synchronizing protection.

In the case where the frame timing is FTa with  
respect to the STS-3 signal indicated by M1a in FIG.15,  
the frame timing is shifted 1 byte as indicated by FTb  
when the channel identification pattern C1 cannot be  
20 detected to 2 successive frames. Hence, the  
relationship becomes as indicated by M1b and FTc, and  
the synchronization is fixed when the channel  
identification pattern C1 exists at a position indicated  
by "?". When the channel identification pattern C1 does  
25 not exist at the position indicated by "?", the frame  
timing is shifted after protecting 2 frames.

There are cases where the frame synchronizing  
patterns A1 and A2 cannot be detected by the shifting of  
the frame timing. In other words, when the STS-3 signal  
30 is as indicated by M1c with respect to the frame timing  
indicated by FTd, the frame synchronizing pattern A1  
cannot be detected. In addition, when the STS-3 signal  
is as indicated by M1d, the frame synchronizing pattern  
A2 cannot be detected. In such cases, a rehunting is  
35 made.

In addition, an error which is included may be  
such that the channel identification patten of a certain

- 1 channel indicates another channel. For example, when the frame timing is FTa with respect to the STS-3 signal indicated by M1a in FIG.16, the channel identification pattern C1 of channel #1 changes to that of channel #2.
- 5 In the case of the read timing indicated by RT, the demultiplexing circuits 51 through 53 of channels #1 through #3 detect the channel identification pattern C1 at the position of the channel #1 with the same timing.

In this state, in the second demultiplexing  
10 circuit 52 of channel #2, the synchronization can be fixed because the channel identification pattern indicating its own channel can be detected. But on the other hand, in the first demultiplexing circuit 51 of channel #1 which identifies the channel identification  
15 pattern of channel #2, the phase of the read signal R1 is advances 1 byte with respect to the read signal R2, and in the third demultiplexing circuit 53 of channel #3, the phase of the read signal R3 is delayed 1 byte with respect to the read signal R2, and thus, the  
20 synchronization cannot be fixed for these channels #2 and #3.

However, when the channel identification pattern C1 returns to normal, the second demultiplexing circuit 52 of channel #2 no longer detects the channel  
25 identification pattern of its own channel, and the state returns to normal by carrying out the rehunging.

In addition, when the STS-3 signal suddenly shifts 1 byte as indicated by M1b and the STS-3 signal and the read signals of the demultiplexing circuits  
30 respectively have the timings indicated by M1a and R1 through R3 in FIG.17, for example, the first through third demultiplexing circuits 51 through 53 cannot detect and identify the channel identification patterns C1 of their own channels. Hence, the rehunging is  
35 carried out after a predetermined number of frames corresponding to the number of forward protection levels, and the frame timing indicated by FTa is also

1 shifted 1 byte so as to return to the original state.

As described above, the frame synchronization is achieved by detecting the frame synchronizing patterns A1 and A2 of amounting to 1 channel within the  
5 frame multiplexed synchronizing pattern, and the synchronization is achieved in each channel by the detection and identification of the channel identification pattern C1. As a result, the frame synchronization is achieved with respect to the  
10 multiplexed signal and it is possible to carry out the multiplexing and demultiplexing.

The present invention is not limited to the second embodiment described above, and the multiplexing factor or the like may be made even larger. Even in  
15 such cases, the synchronization can be achieved at a high speed because it is simply necessary to detect the frame synchronizing patterns A1 and A2 amounting to 1 channel.

According to the above described structure,  
20 there is an advantage in that the scale of the synchronization detection means can be reduced compared to the case where the entire frame multiplexed synchronizing pattern is detected. In addition, the time required to achieve the synchronization can be  
25 reduced because the number of processing bytes is small. In addition, even when a drop out occurs in the data of a certain channel due to a line error or the like, there is an advantage in that the the multiplexing and demultiplexing can be carried out in frame  
30 synchronism based on the data of the normal channel.

As described above, the first embodiment scrambles the data upon transmission except for the frame synchronizing patterns A1 and A2 and the channel identification pattern C1. In addition, the frame  
35 synchronization is achieved on the receiver end by detecting the frame synchronizing patterns A1 and A2, and a predetermined byte identification is made after

1 carrying out a descrambling.

In the STS-1 signal described above, the probability that the frame synchronizing patterns A1 and A2 do not match can be described by  $1 - (1 - P)^r$ ,  
 5 where P denotes the line error rate and r denotes the number of bits of the frame synchronizing patterns A1 and A2. When the number of forward protection levels is denoted by N1, the significance level of missing frame can be described by  $(1 - (1 - P)^r)^{N1}$ . Accordingly,  
 10 when the line error rate P is  $10^{-3}$ , the significance level of missing frame and the minimum synchronous error time for the N1 forward protection levels become as shown in the following Table 1.

Table 1

15	Number of Protection Levels	Significance Level of Missing Frame (times/year)	Minimum Synchronous Error Time (μs)
	4	15876 (1.8 times/hour)	375
20	5	252 (6.9 times/day)	500
	6	4	625
	7	0.06 (6.4 times/100 years)	750

25

Accordingly, it is sufficient to set the number of forward protection levels to 6.

In addition, when the number of backward protection levels is denoted by N2, the probability that  
 30 non-matching frame synchronizing patterns are not detected becomes  $1 - 0.5^{rN2}$ . Hence, the probability that the non-matching occurs for all bits (1 frame = 6480 bits) within the detection period becomes  $(1 - 0.5^{rN2})^{6480-1}$ . Accordingly, the probability of  
 35 erroneous synchronization becomes  $1 - (1 - 0.5^{rN2})^{6480-1}$ . In addition, the rehunging rate becomes  $1 - (1 - P)^{rN2}$ . When the line error rate P is

- 1  $10^{-3}$  as described above, the probability of erroneous synchronization and the re hunting rate for the N2 backward protection levels become as shown in the following Table 2.

5

Table 2

	Number of Protection Levels	Probability of Erroneous Syn- chronization (%)	Re hunting Rate (%)
	1	9.4	1.6
10	2	$1.5 \times 10^{-4}$	3.2
	3	-	4.7

Accordingly, the re hunting rate becomes approximately the same as the value shown in Table 2 even when the line error rate P is  $10^{-6}$ .

When the number of backward protection levels is 2 for the frame synchronization of the STS-1 signal described above, the probability of erroneous synchronization becomes  $1.5 \times 10^{-4}$ , and it may be regarded from the practical point of view that the probability of pseudo synchronization is zero. This is because the 16-bit frame synchronizing patterns A1 and A2 exist for the frame length of 6480 bits.

However, it is assumed that the data byte and the overhead byte have random patterns for every frame, and the probability of pseudo synchronization increases when a fixed pattern exists. In other words, the STS-1 signal is subjected to the reset type 7-stage scrambling and the reset takes place at a predetermined position of the frame. Hence, the scrambling pattern becomes constant when attention is drawn to a certain byte within the frame. For this reason, when 2 successive bytes of the data communication bytes D1 through D12 have a fixed pattern, for example, and become identical to the frame synchronizing patterns A1 and A2 by the scrambling, there is a problem in that the probability that the pseudo synchronous state, that is, the



1 probability of erroneous synchronization, increases.

It is an object of a third embodiment of the present invention to prevent the pseudo synchronization by a simple structure.

5 In the third embodiment, the channel identification pattern is used to identify whether or not the pseudo synchronization is made. When it is judged that the pseudo synchronization is made, a re hunting is carried out. A description will now be  
10 given of the third embodiment with reference to FIG.18.

A frame synchronizing pattern detection circuit 101 receives the STS-1 signal having the frame structure in which two bytes of frame synchronizing patterns A1 and A2 and 1 byte of channel identification  
15 pattern C1 are added to the head, and detects the frame synchronizing patterns A1 and A2. A synchronization protection circuit 102 receives a detection signal from the frame synchronizing pattern detection circuit 101. A channel identification pattern detection circuit 103  
20 detects and identifies the channel identification pattern C1 within the STS-1 signal. Even when the frame synchronizing pattern detection circuit 101 detects the frame synchronizing patterns but the channel identification pattern detection circuit 103 cannot  
25 correctly detect the channel identification pattern, the synchronization protection circuit 102 is reset so as to make a re hunting in the frame synchronizing pattern detection circuit 101.

When fixed patterns exist in the overhead byte  
30 and become the same as the scrambled frame synchronizing patterns A1 and A2, the frame synchronizing pattern detection circuit 101 detects these fixed patterns as the frame synchronizing patterns A1 and A2, and the synchronization protection circuit 102 outputs a  
35 synchronization detection signal by judging that the synchronization is fixed from the number of successive detections corresponding to the number of forward

1 protection levels.

However, when such a pseudo synchronization is obtained, the channel identification pattern detection circuit 103 cannot detect the channel identification pattern C1. When the channel identification pattern C1 cannot be detected, it is judged that the pseudo synchronization is obtained, and the synchronization protection circuit 102 is reset so that the frame synchronization pattern detection circuit 101 makes the re hunting. Hence, it becomes possible to positively prevent the pseudo synchronization because the channel identification pattern C1 can be detected when the correct frame synchronizing patterns A1 and A2 are detected.

15 The structure of FIG.18 is used in place of the detection circuits 91 and 92 and the protection circuit 97 shown in FIG.10.

FIG.19 is a block diagram showing the structure of FIG.18 in detail. The structure shown includes a frame synchronizing pattern detection circuit 111, a protection circuit 112, a miss-match detection circuit 113, a differentiating circuit 114, a pulse generation circuit 115 and a masking circuit 116. The frame synchronizing pattern detection circuit 101, the synchronization protection circuit 102 and the channel identification pattern detection circuit 103 shown in FIG.18 respectively correspond to the frame synchronizing pattern detection circuit 111, the protection circuit 112 and the miss-match detection circuit 113.

The STS-1 signal and the clock signal CLK1 are supplied to the frame synchronizing pattern detection circuit 111 and the miss-match detection circuit 113. This clock signal CLK1 has a frequency of 51.84 MHz which is the bit rate of the STS-1 signal. In addition, the clock signal CLK1 is supplied to the pulse generation circuit 115 via the masking circuit 116. The

1 pulse generation circuit 115 counts the clock signal  
CLK1 corresponding to a number of bits amounting to 1  
frame and supplies the frame timing pulse FT to the  
frame synchronizing pattern detection circuit 111. When  
5 making the re hunting, the frame timing pulse FT is  
shifted if no frame synchronization pattern detection  
signal is obtained from the frame synchronizing pattern  
detection circuit 111. When a signal indicating the  
fixing of the synchronization is obtained from the  
10 protection circuit 112, the frame timing pulse FT is  
output with the above described timing. In addition, an  
identification timing pulse ITP is supplied to the  
miss-match detection circuit 113.

For example, the protection circuit 112 has 2  
15 backward protection levels and 6 forward protection  
levels. When the detection signal is received from the  
frame synchronizing pattern detection circuit 111 and  
the detection signal is received successively for a  
number of times greater than or equal to the number of  
20 backward protection levels, the synchronization  
detection signal is output to indicate that the  
synchronization is fixed. On the other hand, when the  
detection signal is not received successively for a  
number of times greater than or equal to the number of  
25 forward protection levels, no synchronization detection  
signal is output to indicate the synchronization error.  
A miss-match detection signal of the channel  
identification pattern C1 from the miss-match detection  
circuit 113 is differentiated in the differentiating  
30 circuit 114 and this signal is used as a reset signal RS  
for resetting.

The signal which is differentiated in the  
differentiating circuit 114 is supplied to the masking  
circuit 116. The masking circuit 116 masks the clock  
35 signal CLK1 from the pulse generation circuit 115 by 1  
pulse, and the frame synchronizing pattern detection  
circuit 111 starts the hunting.

1           In the frame synchronizing pattern detection  
circuit 111, the frame synchronizing pattern is detected  
with the timing of the frame timing pulse FT. When the  
pseudo synchronization state is reached, the miss-match  
5 detection circuit 113 compares the channel  
identification pattern C1 with the timing of the  
identification timing pulse ITP as described above and  
it is found that the correct frame synchronizing  
patterns A1 and A2 are not detected. Thus, the  
10 miss-match detection signal is differentiated in the  
differentiating circuit 114 and becomes the reset signal  
RS for the protection circuit 112 as described above to  
reset the protection circuit 112 to the initial state.  
In addition, because the masking circuit 116 masks the  
15 clock signal CLK1 which is supplied to the pulse  
generation circuit 115 by 1 pulse, the rehunging state  
is reached forcibly. Accordingly, it is possible to  
prevent the pseudo synchronization.

## 20 INDUSTRIAL APPLICABILITY

The present invention may be applied to  
high-speed transmission networks such as the SONET.

25

30

35

1

## CLAIMS

1. A digital signal multiplexing signal comprising:

5       n (n is an arbitrary integer) multiplexing means  
for converting input signals from a plurality of lines  
into m (m is an arbitrary integer) parallel signals  
which are added with added bits and have a first  
transmission speed;

10       parallel-serial conversion means for converting the  
m parallel signals from said n multiplexing means into a  
serial multiplexed signal by a parallel-serial  
conversion; and

15       a bus for connecting the n multiplexing means and  
the parallel-serial conversion means,  
the n multiplexing means respectively having means  
for successively transmitting the m parallel signals to  
the bus using a pulse signal having a second  
transmission speed which is n times the first  
transmission speed.

20

2. The digital signal multiplexing apparatus as claimed  
in claim 1, wherein the n multiplexing means  
respectively comprise:

25       pulse generation means for generating a control  
pulse for subjecting the m parallel signals to a time  
division so that one interval is arranged in one of n  
intervals corresponding to the second transmission  
speed; and

30       control means for inputting the control pulse from  
said pulse generation means and for passing the m  
parallel signals in an interval which is specified by  
the control pulse among the n intervals.

3. The digital signal multiplexing apparatus as claimed  
35   in claim 2, wherein the n multiplexing means  
respectively comprise scrambling means for composing the  
m parallel signals and a pseudo random pattern, and the

1 scrambled m parallel signals are transmitted on the bus.

4. The digital signal multiplexing apparatus as claimed  
in claim 2, wherein the control means comprise n  
5 elements having a high impedance state and a low  
impedance state, and the high impedance state and the  
low impedance state are controlled by the control pulse  
from the pulse generation means.

10 5. The digital signal multiplexing apparatus as claimed  
in claim 1, wherein the parallel-serial conversion means  
comprise pulse generation means for generating a pulse  
signal which prescribes the second transmission speed,  
and said pulse signal is transmitted to the n  
15 multiplexing means.

6. The digital signal multiplexing apparatus as claimed  
in claim 1, wherein the n multiplexing means comprise  
input means for generating the m parallel signals by  
20 multiplexing a plurality of external signals.

7. The digital signal multiplexing apparatus as claimed  
in claim 1, wherein the bus is an n-bit bus.

25 8. The digital signal multiplexing apparatus as claimed  
in claim 1, wherein the m parallel signals respectively  
have data in units of bytes, and the multiplexing means  
converts the m parallel signals having the first  
transmission speed into signals having the second  
30 transmission speed in bytes.

9. The digital signal multiplexing apparatus as claimed  
in claim 1, wherein the n multiplexing means are formed  
by CMOS logic circuits, and the parallel-serial  
35 conversion means is formed by an ECL logic circuit.

10. The digital signal multiplexing apparatus as

1 claimed in claim 1, wherein the m parallel signals and  
the multiplexed signal respectively are STS-1 signals  
and an STS-3 signal of a SONET in conformance with the  
CCITT Recommendations.

5

11. A digital signal demultiplexing apparatus  
comprising:

serial-parallel conversion means for converting a  
serial input signal into m (m is an arbitrary integer)  
10 parallel signals having a predetermined transmission  
speed;

n (n is an arbitrary integer) demultiplexing means  
for demultiplexing added bits from the m parallel  
signals from said serial-parallel conversion means and  
15 for outputting the added bits on a plurality of lines  
with the predetermined transmission speed; and

a bus for connecting the serial-parallel conversion  
means and the n demultiplexing means,

the n demultiplexing means respectively having  
20 means for fetching the m parallel signals output on the  
bus from the serial-parallel conversion means with a  
clock timing of a speed identical to the predetermined  
transmission speed.

25 12. A digital signal demultiplexing apparatus which  
demultiplexes a serial multiplexed signal having at a  
header thereof a frame multiplexed synchronizing pattern  
in which a 2-byte frame synchronizing pattern and a  
1-byte demultiplexing circuit identification pattern  
30 which are prescribed for each demultiplexing circuit are  
byte-multiplexed, and comprises:

detection means for outputting a detection signal  
by detecting from the multiplexed signal the frame  
synchronizing pattern corresponding to one  
35 demultiplexing circuit; and

timing generation means for generating a timing  
signal based on the detection signal from said detection

1 means,

the n demultiplexing circuits respectively having demultiplexing circuit identification pattern detection means for detecting the demultiplexing circuit

5 identification pattern from the multiplexed signal based on the timing signal from the timing generation means, and n demultiplexing means for demultiplexing their own data from the multiplexed signal based on their own demultiplexing circuit identification pattern which is  
10 detected.

13. The digital signal demultiplexing apparatus as claimed in claim 12, wherein the demultiplexing circuit identification pattern detection means of each

15 demultiplexing circuit comprises:

judging means for judging whether or not the detected demultiplexing circuit identification pattern corresponds to itself based on the timing signal from the timing generation means; and

20 shift means for shifting a timing with which the demultiplexing means detects the demultiplexing circuit identification pattern when said judging means judges that the detected demultiplexing circuit identification pattern does not correspond to itself.

25

14. The digital signal demultiplexing apparatus as claimed in claim 13, wherein the shift means comprise clock generation means for generating a plurality of clock signals having mutually different phases and  
30 selection means for selecting one of the plurality of clock signals based on the judgement result of the judging means, and the demultiplexing means of each demultiplexing circuit demultiplexes from the multiplexed signal its own data in synchronism with one  
35 of the clock signals selected by the selection means.

15. The digital signal demultiplexing apparatus as



1 claimed in claim 13, wherein the judging means comprise  
protection means for shifting a frame synchronizing  
pattern detection timing of the detection means when it  
is judged that its own demultiplexing circuit  
5 identification pattern is not detected within a  
predetermined number of successive multiplexed signals.

16. The digital signal demultiplexing apparatus as  
claimed in claim 13, wherein each demultiplexing circuit  
10 comprise:

frame synchronizing pattern detection means for  
outputting a detection signal by detecting the frame  
synchronizing pattern amounting to 1 channel within the  
multiplexed signal; and  
15 protection means for shifting a frame synchronizing  
pattern detection timing of the detection means which  
sends the detection signal to the timing means when the  
said detection means does not detect the frame  
synchronizing pattern within a predetermined number of  
20 successive multiplexed signals.

17. The digital signal demultiplexing apparatus as  
claimed in claim 12, wherein the demultiplexing means of  
each demultiplexing circuit comprise a flip-flop.  
25

18. The digital signal demultiplexing apparatus as  
claimed in claim 16, wherein each demultiplexing circuit  
comprises:

judging means for judging whether a demultiplexing  
30 circuit identification pattern which corresponds to its  
own frame synchronizing pattern detected by the frame  
synchronizing pattern detection means matches its own  
demultiplexing circuit identification pattern; and

reset means for resetting the protection means when  
35 the judging means judges that the detected  
demultiplexing circuit identification pattern does not  
match its own demultiplexing circuit identification

1 pattern.

19. The digital signal demultiplexing apparatus as  
claimed in claim 12, wherein the multiplexed signal is  
5 scrambled, and the multiplexing circuits respectively  
comprise means for descrambling the demultiplexed data  
of its own channel.

20. The digital signal demultiplexing apparatus as  
10 claimed in claim 12, which further comprises serial-  
parallel conversion means for converting the serial  
multiplexed signal into a plurality of parallel signals.

21. The digital signal demultiplexing apparatus as  
15 claimed in claim 12, wherein the multiplexed signal and  
the demultiplexed signals respectively are an STS-3  
signal and STS-1 signals of a SONET which is in  
conformance with the CCITT Recommendations.

20 22. A digital signal multiplexing and demultiplexing  
apparatus having a digital signal multiplexing apparatus  
and a digital signal demultiplexing apparatus,  
said digital signal multiplexing apparatus comprising:  
n (n is an arbitrary integer) multiplexing means  
25 for converting input signals from a plurality of lines  
into m (m is an arbitrary integer) parallel signals  
which are added with added bits and have a first  
transmission speed;

parallel-serial conversion means for converting the  
30 m parallel signals from said n multiplexing means into a  
serial multiplexed signal by a parallel-serial  
conversion; and

a bus for connecting the n multiplexing means and  
the parallel-serial conversion means,  
35 the n multiplexing means respectively having means  
for successively transmitting the m parallel signals to  
the bus using a pulse signal having a second

1 transmission speed which is  $n$  times the first  
transmission speed,  
said digital signal demultiplexing apparatus comprising:  
     $n$  ( $n$  is an arbitrary integer) demultiplexing means  
5 for demultiplexing added bits from the  $m$  parallel  
signals from said serial-parallel conversion means and  
for outputting the added bits on a plurality of lines  
with the second transmission speed; and  
    a bus for connecting the serial-parallel conversion  
10 means and the  $n$  demultiplexing means,  
    the  $n$  demultiplexing means respectively having  
means for fetching the  $m$  parallel signals output on the  
bus from the serial-parallel conversion means with a  
clock timing of a speed identical to the second  
15 transmission speed.

20

25

30

35




FIG. 2




FIG. 3




FIG. 4






FIG. 5










FIG. 7

FIG. 8




FIG. 9





FIG. 10






FIG. 11




FIG.12

FIG.13




FIG.14








FIG.15








FIG. 18





FIG. 19



***This Page Blank (uspto)***

# Copy

## INTERNATIONAL SEARCH REPORT

International Application No PCT/JP90/00011

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (If several classification symbols apply, indicate all) <sup>4</sup>		
According to International Patent Classification (IPC) or to both National Classification and IPC		
Int. Cl <sup>5</sup> H04J3/00		
<b>II. FIELDS SEARCHED</b>		
Minimum Documentation Searched <sup>7</sup>		
Classification System	Classification Symbols	
IPC	H04J3/00 - 3/06, H04L5/22	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>8</sup>		
Jitsuyo Shinan Koho 1926 - 1989 Kokai Jitsuyo Shinan Koho 1971 - 1989		
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT <sup>9</sup></b>		
Category <sup>6</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>
A	JP, A, 63-82033 (NEC Corporation), 12 April 1988 (12. 04. 88), (Family: none)	1 - 22
A	JP, A, 56-137748 (Toshiba Corp.), 27 October 1981 (27. 10. 81), (Family: none)	1 - 22
<p><sup>10</sup> Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"Z" document member of the same patent family</p>		
<b>IV. CERTIFICATION</b>		
Date of the Actual Completion of the International Search		Date of Mailing of this International Search Report
March 23, 1990 (23. 03. 90)		April 9, 1990 (09. 04. 90)
International Searching Authority		Signature of Authorized Officer
Japanese Patent Office		

Form PCT/ISA/210 (second sheet) (January 1985)

**This Page Blank (uspto)**





# **RAPPORT DE RECHERCHE PRÉLIMINAIRE**

établi sur la base des dernières revendications  
déposées avant le commencement de la recherche

N° d'enregistrement  
national

FA 586367  
FR 0002784

DOCUMENTS CONSIDÉRÉS COMME PERTINENTS		Revendication(s) concernée(s)	Classement attribué à l'invention par l'INPI
Catégorie	Citation du document avec indication, en cas de besoin, des parties pertinentes		
X	EP 0 403 663 A (FUJITSU LTD) 27 décembre 1990 (1990-12-27) * abrégé; figures 2,9,10 * * page 2, ligne 14 - page 3, ligne 2 * * page 18, ligne 21 - page 20, ligne 30 * -----	1-4, 19	H04J13/00 H04L12/56 H04B7/24 H04B10/12
			<b>DOMAINES TECHNIQUES RECHERCHÉS (Int.CL.7)</b>
			H04J
Date d'achèvement de la recherche		Examineur	
11 novembre 2002		Fouasnon, 0	
<b>CATÉGORIE DES DOCUMENTS CITÉS</b> X : particulièrement pertinent à lui seul Y : particulièrement pertinent en combinaison avec un autre document de la même catégorie A : arrière-plan technologique O : divulgation non-écrite P : document intercalaire T : théorie ou principe à la base de l'invention E : document de brevet bénéficiant d'une date antérieure à la date de dépôt et qui n'a été publié qu'à cette date de dépôt ou qu'à une date postérieure. D : cité dans la demande L : cité pour d'autres raisons & : membre de la même famille, document correspondant			

**This Page Blank (uspto)**

ANNEXE AU RAPPORT D'ETUDE DE RECHERCHE ET D'EXAMEN PRÉLIMINAIRE  
RELATIF A LA DEMANDE DE BREVET FRANÇAIS NO. FR 0002784 FA 586367

Les renseignements fournis sont donnés à titre indicatif et n'engagent pas la responsabilité de l'Office européen des brevets, ni de l'Administration française

Document brevet cité au rapport de recherche	Date de publication	Membre(s) de la famille de brevet(s)	Date de publication
EP 0403663	A	27-12-1990	DE 69027817 D1 22-08-1996
			DE 69027817 T2 09-01-1997
			EP 0403663 A1 27-12-1990
			CA 2024809 A1 10-07-1990
			EP 0660555 A2 28-06-1995
			WO 9007829 A1 12-07-1990
			JP 2539096 B2 02-10-1996
			US 5136587 A 04-08-1992

**This Page Blank (uspto)**